

**PACE INSTITUTE OF TECHNOLOGY AND SCIENCES: ONGOLE**  
 Department of **Computer Science & Engineering**  
**TIME TABLE**

**II Batch. I – SEM (2015 – 16)**

**Section: CSE-A**

Day	I	II	III	L U N C H	IV	V	I N T E R V A L	VI	VII
	9.20-10.10	10.10-11.00	11.00-11.50		12.40-1.30	1.30-2.20		2.30-3.20	3.20-4.10
<b>MON</b>	OOPS LAB-A1				C++	CRT		MFCS	MEFA
<b>TUE</b>	MFCS	C++	DLD		CRT	OOPS L		OOPS LAB-A2	
<b>WED</b>	MEFA	DLD	DS		CRT	DS L		DS LAB	
<b>THUR</b>	MFCS	MFCS	DS		DLD	CRT		MEFA	DLD
<b>FRI</b>	C++	MEFA	MFCS		C++	CRT		DS	DS
<b>SAT</b>	C++	DS	DLD		DS	CRT		C++	MEFA

Subject	Name of the Faculty	Contact Number
Oops through C++	Mr. D Anand	8886985330
Data Structures	Mr. V Gopi krishna	7382168991
Digital Logic Design	Mr. T. Ramaiah	9676977525
Mathematical Foundation and Computer Sciences	Mr. B. Haribabu	9492538253
Managerial Economics & Financial Analysis	Mrs. P. PushpaSri	8333002093
Oops through C++ Lab	Mr. D Anand	8886985330
Data Structures Lab	Mr. V Gopi krishna	7382168991
Digital Logic Design Lab	Mr. T. Ramaiah	9676977525

**Head of the Department**

**Principal**

**PACE INSTITUTE OF TECHNOLOGY AND SCIENCES: ONGOLE**  
 Department of **Computer Science & Engineering**  
**TIME TABLE**

**II Batch. I – SEM (2015 – 16)**

**Section: CSE-B**

Day	I	II	III	L U N C H	IV	V	I N T E R V A L	VI	VII
	9.20-10.10	10.10-11.00	11.00-11.50		12.40-1.30	1.30-2.20		2.30-3.20	3.20-4.10
<b>MON</b>	MFCS	DS			CRT	OOPS L		OOPS LAB-B1	
<b>TUE</b>	DLD	MEFA	C++		MFCS	DS		CRT	DS
<b>WED</b>	DS	MEFA	C++		DLD	C++		CRT	DLD
<b>THUR</b>	OOPS LAB-B2				C++	MEFA		CRT	C++
<b>FRI</b>	DS LAB				DLD	MFCS		CRT	MFCS
<b>SAT</b>	MEFA	C++	MFCS		MEFA	DLD		CRT	DS

Subject	Name of the Faculty	Contact Number
Oops through C++	Mr. D Anand	8886985330
Data Structures	Mr. V Gopi krishna	7382168991
Digital Logic Design	Mr. T. Ramaiah	9676977525
Mathematical Foundation and Computer Sciences	Mr. B. Haribabu	9492538253
Managerial Economics & Financial Analysis	Miss. M. Parameswari	9247959684
Oops through C++ Lab	Mr. D Anand	8886985330
Data Structures Lab	Mr. V Gopi krishna	7382168991
Digital Logic Design Lab	Mr. T. Ramaiah	9676977525

**Head of the Department**

**Principal**